hardcaml_of_verilogversion
Convert Verilog to a Hardcaml design
The opensource synthesis tool yosys is used to convert a verilog design to a JSON based netlist representation. This library can load the JSON netlist and build a hardcaml circuit.
Code can also be generated to wrap the conversion process using Hardcaml interfaces.
| Author | Jane Street Group, LLC |
|---|---|
| License | MIT |
| Published | |
| Homepage | https://github.com/janestreet/hardcaml_of_verilog |
| Issue Tracker | https://github.com/janestreet/hardcaml_of_verilog/issues |
| Maintainer | Jane Street developers |
| Available | arch != "arm32" & arch != "x86_32" |
| Dependencies |
|
| Source [http] | https://github.com/janestreet/hardcaml_of_verilog/archive/refs/tags/v0.17.0.tar.gz sha256=8603da93ce48dc3e550043310ab3b5c0da3bc19f04391ade7bcc8c46dc3e612d |
| Edit | https://github.com/ocaml/opam-repository/tree/master/packages/hardcaml_of_verilog/hardcaml_of_verilog.v0.17.0/opam |
No package is dependent
